*Fig. 1*





Fig. 2

*Fig. 3A*





Fig. 3B

*Fig. 3C*




Fig. 3D

Pub No: 2525260




Fig. 4A



Fig. 4B

9/33

ENTITY FXUCHK IS

```

PORT(  S_IN   : IN std_ulogic;
        Q_IN   : IN std_ulogic;
        R_IN   : IN std_ulogic;
        clock  : IN std_ulogic;
        fails  : OUT std_ulogic_vector(0 to 1);
        counts : OUT std_ulogic_vector(0 to 2);
        harvests : OUT std_ulogic_vector(0 to 1);
);

```

4 5 0

```

4 5 2 { --!! BEGIN
      --!! Design Entity: FXU;

```

```

      --!! Inputs
      --!! S_IN   => B.C.S;
      --!! Q_IN   => A.Q;
      --!! R_IN   => R;
      --!! CLOCK  => clock;
      --!! End Inputs

```

```

4 5 4 { --!! Fail Outputs;
      --!! 0 : "Fail message for failure event 0";
      --!! 1 : "Fail message for failure event 1";
      --!! End Fail Outputs;

```

```

4 5 5 { --!! Count Outputs;
      --!! 0 : <event0> clock;
      --!! 1 : <event1> clock;
      --!! 2 : <event2> clock;
      --!! End Count Outputs;

```

```

4 5 6 { --!! Harvest Outputs;
      --!! 0 : "Message for harvest event 0";
      --!! 1 : "Message for harvest event 1";
      --!! End Harvest Outputs;

```

```

4 5 7 { --!! End;

```

4 5 1

4 4 0

ARCHITECTURE example of FXUCHK IS

BEGIN

... HDL code for entity body section ...

END;

4 5 8

Fig. 4C





Fig. 4D






Fig. 5A





Fig. 5B






Fig. 6B

17/33




Fig. 8A
Prior Art




Fig. 8B
Prior Art

ENTITY FSM IS

PORT(
 ports for entity fsm....
);

ARCHITECTURE FSM OF FSM IS

BEGIN

 ... HDL code for FSM and rest of the entity ...

 fsm_state(0 to 2) <= ... Signal 801 ...

8 5 3	{	--!! Embedded FSM : examplefsm;	}	8 5 2	}	8 6 0
8 5 9	{	--!! clock : (fsm_clock);				
8 5 4	{	--!! state_vector : (fsm_state(0 to 2));				
8 5 5	{	--!! states : (S0, S1, S2, S3, S4);				
8 5 6	{	--!! state_encoding : ('000', '001', '010', '011', '100');				
8 5 7	{	--!! arcs : (S0 => S0, S0 => S1, S0 => S2, (S1 => S2, S1 => S3, S2 => S2, (S2 => S3, S3 => S4, S4 => S0);				
8 5 8	{	--!! End FSM;				

END;

Fig. 8C

0972222-04000
106010-25222260




Fig. 9

Fig. 10A




FIG. 10A

1030 { instantiation identifier } . < instrumentation entity name > . < design entity name > . < eventname >

Fig. 10B

1030	1032	1034	1036
X1	B3	X	COUNT1
X1.Z	B1	Z	COUNT1
X1.Z	B2	Z	COUNT1
X2	B3	X	COUNT1
X2.Z	B1	Z	COUNT1
X2.Z	B2	Z	COUNT1
Y	B4	Y	COUNT1
Y.Z	B1	Z	COUNT1
Y.Z	B2	Z	COUNT1

Fig. 10C

1030 { instantiation identifier } . < design entity name > . < eventname >

Fig. 10D

--!! Inputs
 --!! event_1108_in <= C.[B2.count.event_1108];
 --!! event_1124_in <= A.B.[B1.count.event_1124];
 --!! End Inputs

Diagram annotations:
 - A bracket labeled 1163 groups the two input lines.
 - A bracket labeled 1165 groups the two assignment expressions.
 - A bracket labeled 1164 is under the first assignment.
 - A bracket labeled 1166 is under the second assignment.
 - A bracket labeled 1161 is under the first assignment.
 - A bracket labeled 1162 is under the second assignment.


Fig. 11B

--!! Inputs
 --!! event_1108_in <= C.[count.event_1108];
 --!! event_1124_in <= B.[count.event_1124];
 --!! End Inputs

Diagram annotations:
 - A bracket labeled 1171 is under the first assignment.
 - A bracket labeled 1172 is under the second assignment.

Fig. 11C

Fig. 12A



```

ENTITY X IS
    PORT(
        :
        :
        :
    );

    ARCHITECTURE example of X IS
    BEGIN
        .
        .
        .
        .
        ... HDL code for X ...
        .
        .
        .
    END;

```

1220

1221 { Y:Y
PORT MAP(:
:;
);

1222 { A <=
B <=
C <=

1223 { --!! [count, countname0, clock] <= Y.P; 1230
--!! Q <= Y. [B1.count.count1] AND A; 1232
--!! [fail, failname0, "fail msg"] <= Q XOR B; 1234
--!! [harvest, harvestname0, "harvest msg"] <= B AND C;
END; 1236

Fig. 12B




Fig. 13A




Fig. 13B

```

ENTITY OVR IS
    PORT( R_IN      : IN std_ulogic_vector(0 .. 4);
          .
          .
          ... other ports as required ...
          .
          .
          R_OV      : OUT std_ulogic_vector(0 .. 4);
          RT        : OUT std_ulogic
    );

--!! BEGIN
--!! Design Entity: FOO;

--!! Inputs (0 to 4)
--!! R_IN => {R(0 .. 4)};
--!! :
--!! ... other ports as needed ...
--!! :
--!! End Inputs

--!! Outputs
--!! <R_OVRRIDE> : R_OV(0 .. 4) => R(0 .. 4) [RT];
--!! End Outputs

--!! End

ARCHITECTURE example of OVR IS

BEGIN
    ... HDL code for entity body section ...

END;

```

Diagram annotations (brackets and numbers):

- 1364: Brackets the `IN std_ulogic_vector(0 .. 4);` line.
- 1362: Brackets the `OUT std_ulogic_vector(0 .. 4);` line.
- 1363: Brackets the `OUT std_ulogic` line.
- 1360: Brackets the `--!! R_IN => {R(0 .. 4)};` line.
- 1361: Brackets the `--!! <R_OVRRIDE> : R_OV(0 .. 4) => R(0 .. 4) [RT];` line.
- 1356: Brackets the entire `--!! End` line.
- 1351: Brackets the `--!! End Inputs` and `--!! End Outputs` lines.
- 1340: Brackets the entire `ENTITY OVR IS` block.
- 1358: Brackets the `BEGIN` and `END;` lines.

Fig. 13C

```
PORT(      :
          :
          :
          );
```

BEGIN

```

    .
    .
    .
R <= .....
    .
    .
    .
          { 1381
--!! R_IN <= {R};
--!!                                     { 1382
--!!                                     { 1380 { --!! RT <= .....;
--!! R_OV(0 to 4) <= .....; } 1383
--!! [override, R_OVRIDE, R(O .. 4), RT] <= R_OV(0 to 4);
          { 1384

```

Fig. 13D

Fig. 14A





Fig. 14B




```

ENTITY DET IS
    PORT(  A      :   IN std_ulogic;
          B      :   IN std_ulogic_vector(0 to 5);
          C      :   IN std_ulogic;
          D      :   IN std_ulogic;
          :       :
          :       :
          event_x :   OUT std_ulogic_vector(0 to 2);
          x_here  :   OUT std_ulogic;
    );

    --!! BEGIN
    --!! Design Entity: LM;

    --!! Inputs
    --!! A  =>  A;
    --!! B  =>  P.Q.B;
    --!! C  =>  P.C;
    --!! D  =>  D;
    --!! End Inputs

    --!! Detections
    --!! <event_x>:event_x(0 to 2) [x_here];
    --!! End Detections

    --!! End;

    ARCHITECTURE example of DET IS
    BEGIN
        ... HDL code ...

    END;

```

1491 {

1493 {

1495 {

1494 {

1480 }

1492 {

Fig. 14C